![Figure 2 from 28nm FD-SOI technology and design platform for sub-10pJ/cycle and SER-immune 32bits processors | Semantic Scholar Figure 2 from 28nm FD-SOI technology and design platform for sub-10pJ/cycle and SER-immune 32bits processors | Semantic Scholar](https://d3i71xaburhd42.cloudfront.net/86bc930c4fd37f95b961c0f30b1da56c5bac5e5c/2-Figure2-1.png)
Figure 2 from 28nm FD-SOI technology and design platform for sub-10pJ/cycle and SER-immune 32bits processors | Semantic Scholar
![Figure 4 from 2.6GHz ultra-wide voltage range energy efficient dual A9 in 28nm UTBB FD-SOI | Semantic Scholar Figure 4 from 2.6GHz ultra-wide voltage range energy efficient dual A9 in 28nm UTBB FD-SOI | Semantic Scholar](https://d3i71xaburhd42.cloudfront.net/52ca769000972eaef3402552c9139d1222a60d42/2-Figure4-1.png)
Figure 4 from 2.6GHz ultra-wide voltage range energy efficient dual A9 in 28nm UTBB FD-SOI | Semantic Scholar
![Schematic view of RVT and LVT devices in 28-nm Ultra Thin Body and BOX... | Download Scientific Diagram Schematic view of RVT and LVT devices in 28-nm Ultra Thin Body and BOX... | Download Scientific Diagram](https://www.researchgate.net/publication/276038933/figure/fig1/AS:652974405742593@1532692638413/Schematic-view-of-RVT-and-LVT-devices-in-28-nm-Ultra-Thin-Body-and-BOX-FDSOI-technology.png)
Schematic view of RVT and LVT devices in 28-nm Ultra Thin Body and BOX... | Download Scientific Diagram
![Ultra-wide voltage range pulse-triggered flip-flops and register file with tunable energy-delay target in 28 nm UTBB-FDSOI - ScienceDirect Ultra-wide voltage range pulse-triggered flip-flops and register file with tunable energy-delay target in 28 nm UTBB-FDSOI - ScienceDirect](https://ars.els-cdn.com/content/image/1-s2.0-S0026269216300611-gr1.jpg)
Ultra-wide voltage range pulse-triggered flip-flops and register file with tunable energy-delay target in 28 nm UTBB-FDSOI - ScienceDirect
![Figure 2 from Low voltage LNA implementations in 28 nm FD-SOI technology for GNSS applications | Semantic Scholar Figure 2 from Low voltage LNA implementations in 28 nm FD-SOI technology for GNSS applications | Semantic Scholar](https://d3i71xaburhd42.cloudfront.net/c8a01610605a9dd1b9249778891a719a821f4bd5/2-Figure2-1.png)
Figure 2 from Low voltage LNA implementations in 28 nm FD-SOI technology for GNSS applications | Semantic Scholar
![Sensors | Free Full-Text | An Ultrafast Active Quenching Active Reset Circuit with 50% SPAD Afterpulsing Reduction in a 28 nm FD-SOI CMOS Technology Using Body Biasing Technique Sensors | Free Full-Text | An Ultrafast Active Quenching Active Reset Circuit with 50% SPAD Afterpulsing Reduction in a 28 nm FD-SOI CMOS Technology Using Body Biasing Technique](https://www.mdpi.com/sensors/sensors-21-04014/article_deploy/html/images/sensors-21-04014-g004.png)